A simple makefile consists of “rules” with the following shape:

target ... : prerequisites ...
        command
        ...
        ...